In Part I of this work, tempering and isothermal curves of annealing of radiation damage in p-and n-channels of RCA CD4007A CMOS integrated circuits were obtained for both the commercial ("soft") and J-process (106 rad-hard) fabrication technologies. These experimental data were analyzed for activation energies of thermal annealing using two independent theoretical treatments. Analysis of the activation energy distributions obtained indicated that the radiation-induced charge trapping in the gate oxide occurs mainly around the impurity centers. In this work, the same procedures are applied to devices of RCA's Z-process (1 05 rad-hard). Thermal annealing investigation of the Z-process reveals an anomalous annealing behavior of the p-channels, as compared to the p-channels of the commercial and J-processes. The thermal annealing-induced shift of the threshold potential extends far below the original value, which necessitated the development of a new mathematical treatment. This new treatment is presented here.
Introduction
The CMOS (Complementary Metal-Oxide-Semiconductor) technology has proven to be extremely useful in spaceflight electronics due to its compactness, high fan-out capability, low power consumption and great design flexibility. Radiation-induced charge accumulation in the oxide layer caused early CMOS ICs to be extremely radiation-soft (1 03 Rad-Si), however, in recent years, modification of processing parameters has succeeded in producing devices capable of remaining operative after as much as 106 Rad-Si.
Radiation hardness, however, is not necessarily the prime consideration for CMOS usefulness in space. The processing changes necessary to produce rad-hard devices are sometimes known to affect other device parameters as well, most notably the switching speed (maximum operating frequency) a parameter which is crucial for high-speed onboard data processing and telemetry. Device technologies of intermediate, rather than extreme radiation hardness have accordingly found the widest application for most space applications.
CMOS Integrated Circuits
The irradiation and annealing described in this work were performed on RCA CD4007A CMOS integrated circuits fabricated using the RCA Z-process (105 rad-hard). As with the commercial and Jprocess devices, the only difference between these processes, as reported by the manufacturer, is the nitrogen anneal temperatures:
Commercial Z-Process J-Process
The RCA CD4007A consists of three n-channel and three pchannel enhancement-mode MOS transistors, with one p-and n-pair connected internally as an inverter and separate drain outputs for the other four transistors. The oxide thickness is approximately 90 nm and is fabricated using the wet-oxide process. Typical gate threshold voltages for the Z-Process are 1.3 to 1.5V (n-channels) and -1.6 to -1.8V (p-channels). Gate threshold voltage in this work is defined as that voltage necessary to produce a drain current of 10 MA with 1 OV drain-to-substrate voltage. All of the devices came from the same wafer, as made by RCA for the NASA/DoD CREM* program, and are space-flight qualified.
Irradiation
Irradiation was carried out in the Co-60 Irradiator Room of the Goddard Space Flight Center Radiation Facility. The total dose of Co-60 gamma rays used to produce the radiation damage was 1 X 104 rad-Si, the same dose which was used on the commerical devices in the previous work (the dose for the J-process was 1 X 105 rad-Si). Although, in the previous work, both Co-60 gamma rays and 1 MeV electrons were used, no difference was observed in the annealing between devices exposed to gamma rays and electrons, therefore, in this case, only gamma rays have been used. Two independent dosimetry methods were employed to verify the dose:
In Part I of the present work,1 thermal annealing of radiation damage was investigated in devices of the RCA commercial-(nonrad-hard) and J-(106 rad-hard) processes. The annealing data were analyzed using two different theoretical approaches to determine the activation energies of the annealing process. This work (Part II) deals with the RCA Z-process, which is intermediate in radiation hardness between the commercial-and J-process, and has thus found considerably more application in space flight use.
The same method of analysis used in the previous workl is applied here to the Z-process and the results are compared with the results from the other two processes to effect a complete comparison of the thermal annealing characteristics and activation energies of the thermal annealing of radiation damage in the three currently available RCA CMOS processes. A new mathematical treatment was developed, however, for the p-channels of the Z-process, since it reveals an anomalous behavior in the annealing of these devices. Devices were irradiated in both biased and unbiased conditions. In the biased devices, gate-to-substrate voltages of +1 OV for the nchannels and -1 OV for the p-channels were applied. Drain-to-source voltages applied during irradiation are generally known not to have any effects on the gate threshold.
Annealing
Annealing of the samples was done in the same Dewar type oven used for the commercial and J-process devices previously reported. As with the commercial and J-process devices, unirradiated control samples were annealed along with the irradiated devices. As expected, the Z-process samples also showed virtually no effect due to the heat treatment alone.
Data Acquisition
Since it is the most sensitive and reproducible parameter, the gate threshold voltage, VGT, as defined above, is used as a measure of both radiation damage and annealing. A gate threshold voltage readout and device biasing system built by the University of Michigan for the ground simulation phase of the CREM experiment was used to read out gate threshold voltages before and after irradiation and after each annealing step.
Experimental Results: Tempering and Isothermal Annealing After irradiation, the devices were subjected to two different annealing regimes: tempering and isothermal annealing. All annealing was carried out with zero gate and drain bias. In tempering, the temperature is linearly increased as a function of time and the annealing process is interrupted at equal temperature intervals to take readings. In isothermal annealing, the samples are annealed at a constant temperature, the annealing time being carried out at logarithmically increasing intervals.
In order to observe the radiation damage and annealing independent of the small initial variations in VGT, the data were normalized to unity in the form of an unannealed fraction, defined as:
VGT (after each annealing step) -VGT (before irradiation) N=(1 VGT (after irradiation) -VGT (before irradiation)
Tempering Figure 1 shows the effects of tempering on the p-channels of all three device fabrication technologies; commercial, Z-and J-process. The data for commercial and J-process are from Part I and are shown for comparison with those from the Z-process. The first annealing step is at 500C. The temperature was raised at 2000C per hour in 25-degree steps from room temperature (approximately 20°C) to 4000C in the case of the Z-process and 4500C for the commercial and J-process. The commercial and J-process data represent averages of six samples, three irradiated with Co-60 gamma rays and three with 1 MeV electrons. The Z-process data are averages of two samples irradiated with Co-60 gamma rays, since it has been observed that there is no difference in the annealing of any of the RCA device technologies as a function of radiation species and the devices, being from the same wafer, are virtually identical in annealing behavior. The root mean square error in N is approximately +4%.
The tempering data for the p-channels show virtually no qualitative difference between the biased and unbiased (during irradiation) cases and are therefore averaged together for all three technologies. In the n-channels, however, this is not the case. Figure 2 (a) presents the tempering data for unbiased n-channels (commercial, Z-and J-process) and Figure 2 (b), the biased n-channels. Although there is almost no difference between biased and unbiased for the commercial devices, a gate bias of +1 OV during irradiation shows a less significant annealing in both the Z-and J-process devices, except above 300°C where the J-process biased devices begin to anneal more rapidly. In the p-channel data, the most noticeable difference between the three technologies is that the Z-process devices anneal much below zero, i.e., the gate threshold voltage returns to a lower absolute value than before irradiation. (The usual effect of radiation in CMOS is to shift the n-channel thresholds to a lower absolute value and the pchannel thresholds to a higher absolute value, i.e., more In the Z-process n-channels, this bias effect is reversed: bias applied during irradiation greatly enhances annealing at room temperature (20°C) but retards it at elevated temperatures. (Figure 4) . In this respect, as well as in general, the behavior of the Z-process n-channels is quite similar to that of the J-process, as reported in Part I. Assuming first order kinetics and a distribution of activation energies of thermal annealing, the value of the unannealed fraction remaining after some annealing time, N (t), is given by:1 (2) where T, which, in general, may be a function of time, is the product of Boltzmann's constant and the temperature in absolute units, t is the annealing time, no (e) is the initial (i.e., before annealing) energy distribution of the defect population density, no, A is an experimentally determined frequency factor and e is activation energy.
Two methods are used here to determine no (e). The first method is a point-by-point method evaluating the derivatives of the N vs. time or N vs. temperature data curves. The second method proposes an annealing which can be represented as a sum of two independent processes.
First Method:
Using the appropriate approximations,1 it can be shown that, for tempering, the activation energy is given by the transcendental equation: co/r+ ln (e/Ir + 2) = 1 n (Ac T) (3) where c, the tempering constant, is, for our experimental apparatus, equal to 200NC per hour, or, in units applicable to Eq. (3), 2.09 X 105 sec/eV and the activation-energy distribution is given by: n0 (e0) = -dN/dr 1 I/(eo1r + 1). (4) Equations (3) and (4) were used in the analysis of the tempering data of Figures 1, 2(a) and 2(b) for the Z-process devices to produce the activation energy distributions shown in Figure 5 energy distribution is actually quite similar to those of the commercial and J-process, as seen in Figure 5 .
In the case of the n-channels of the Z-process (Figure 6 ), the similarity is not as evident at first glance. Although the annealing data are presented for both biased and unbiased devices, both conditions lead to very similar activation energy distributions, since the slopes of both sets of data are similar, as in the case of Fig. 5 .
It will be noted, however, that both the Z-and J-process curves exhibit maxima and minima at approximately the same points on the activation-energy axis, most notably a maximum at approximately 0.95 eV. Further, although the value for the J-process at this point is lower than that of the Z-process, it is higher elsewhere. which represents the total number of defects (normalized to unity) annealed within this temperature range. These areas are equal to within <0O%, indicating that the total number of defects annealed is the same for each process; only their activation energies of annealing have been shifted. It might be pointed out that if the limits of integration were different, this might not be the case, however, as can be seen from Fig. 7(a) and 7(b) , at 4000C, the annealing in all cases has gone almost with reverse annealing removed.
to zero. This would indicate that almost all of the radiation-induced defects have been annealed, and thus the comparison is valid. When this same procedure is applied to the p-channels (Figure 5 ), the variation is < 15%. It might be argued that, since the damage is normalized to unity initially, the areas under the curves would be expected to be equal, particularly in view of the consideration that, in the case of the n-channels, if only the negative-going parts of the annealing curves are considered, the total annealing is, in the case of the Z-and J-process, almost equal to the initial damage. In the case of the p-channels, however, the Z-process devices anneal to more than 50% below zero, which is a much greater variation than is reflected in the activation-energy curves.
The fact that, if the negative-going parts of the n-channel annealing curves are neglected, their annealing proceeds almost to zero (Figure 7) suggests that the negative-going and positive-going parts of the annealing curves in fact represent two independent processes.
In Part I, it was postulated that the double peaks of the activation energy distributions for the n-channels were associated with the double diffusion of phosphorus and boron to form the p-well, in which the radiation-induced charge trapping in the oxide grown from this doublydoped silicon occurs in the vicinity of these impurities. The annealing below zero observed in the p-channels at 250°C would seem to be additional evidence that this is indeed the case, if, as we have proposed, this effect is due to radiation-induced electron trapping. Figure 8 . Isothermal (250°C) annealing data for Z-process n-channels.
The solid curve is numerically fitted from Equation (6) and Table 2 In all cases, X1 < X2 for the sake of a consistent analysis.
In Ref. 4 , V1, a and b are positive, therefore, V(t) is a monotonic decay function without a maximum or minimum. In the annealing of CMOS made with the Z-process, however, when radiation damage in the n-channel is introduced under a biased condition, the subsequent isothermal annealing, as shown in Figure 8 , shows an initial recovery followed by a subsequent reverse annealing, thus a maximum in V(t) is observed.
Phenomenologically, Eq. (7) can be used to derive the result of Figure 8 when one allows one of the constants, either a or b, to be negative. Physically, the radiation introduces positive charges in the oxide and the interface between the oxide and the semiconductor which leads to an increase of the absolute value of gate threshold voltage in the p-channel and a decrease in the n-channel. Therefore, the sign of a and b can be related to the build-up or diminishing of the residual charge traps and/or its associated charge states. For example, if we take a as positive and b as negative, then the term containing a, with the rate X1, will represent a decreasing V while the termn containing b, with rate X2, represents an increasing V. Since the increasing V precedes the decreasing V, one can immediately conclude that X1 is smaller than X2.
A verification of the above physical model could be made by a bias-temperature (B-T) treatment.
(2) Numerical Analysis
Proceeding with the analysis, we differentiate V(t) of Eq. 5 with respect to t and after a rearrangement, we arrive at an equation for t*, a critical t which gives V(t) a maximum, that is, To determine the numerical values of the parameters of Eq. (7) from the experimental data, the following approximation procedure is adapted to simplify the mathematical computations:
From our estimations, X2 is larger than X1 by several orders of magnitude, thus, when t is very small,
and for large t,
The table below gives a set of numerical values determined by this procedure and the fitted curves are shown in Figure 8 for the n-channel and in Figure 9 for the p-channel. 
where t< = (-aX1 /bX2)½2. A necessary condition for the existence of a real and positive t*, thus a maximum in V(t) as in the biased n-channel, is that a and b have opposite signs, that is, if a is positive, b should be negative. In that case, one can also establish that X1 < X2. Note that in the n-channel case, an increasing V represents normal annealing and Several interesting features of these numerical values are:
(i) For all devices with different annealing conditions, the values fall in the same orders of magnitude.
(ii) For long-time behavior, the unbiased case is about 5 times faster than the biased case, for all n and p-channels. (iii) We emphasize once again that M is negative in the case of nB, but this is a normal annealing for nB. It is a term which gives a reverse annealing. In p-channel case, both a and b (=Mo,)
gives a normal annealing.
In order to compare with a p-channel device made by AMI, for convenience we list in the following a table for this device,1 X1i(10-5 sec-1) X2(10-3 sec-1) We observe that in the short term, the recovery rate of the AMI device is faster; on the other hand, for the long term recovery, the Z-process CMOS is faster. We are especially interested in the shortterm behavior both because of a practical importance and because of its association with a radiation enhanced annealing we proposed earlier. 4 In this respect, the Z-process CMOS is less advantageous than that of the AMI p-channel.
